
28 UG027, May 21, 2014
Revision History
The following table shows the revision history for this document.
Initial Achronix release.
Incorporated additional inputs from engineering.
Updated PLL description and diagrams.
Updated byte-lane clocks. Added in boundary clock network
and settings sections. Corrected clock sources.
Added information about PLL cascading.
Comentarios a estos manuales