
UG034, July 1, 2014
you with an ACE template to correctly allocate these IO pins, Bank East-South (Byte 0 – 12), for
your designs. Appendix A details these pins and their connections to the SO-DIMM socket.
Note: You will need to buy the memory separately. The kit does not ship with the memory.
One DDR3 Device (U21)
You can use the 2 Gb, Micron MT41J128M16JT-093, DDR3 memory device soldered on the
board. The HD1000 drives the memory signals using dedicated GPIOs. Although you may
repurpose these IO pins, Bank West-Centre (Byte 0 – 12), on your designs, you must maintain
the allocation shown in Table 13 to use the device provided on the board.
Note: Do not reallocate these Ios on the ACX-BRD-HD1000-100G development board. This could
lead to unexpected behavior.
Note: The IO mapping on the ACX-BRD-HD1000-100G development board has NOT been
implemented to work with the hardened DDR3 controller IP. A soft DDR3 controller implementation
is needed in the FPGA fabric to get the IO mapping needed to work with the discrete DDR3 device.
Table 13: ACX-BRD-HD1000-100G Memory Interfaces – DDR3
Pin on MT41J128M16JT (U21)
Comentarios a estos manuales